fluencelabs/wasmer
1
0
Fork 0
mirror of https://github.com/fluencelabs/wasmer synced 2025-06-25 14:41:32 +00:00
Code Issues Projects Releases Wiki Activity

Use R15 as temporary register.

Browse Source
This commit is contained in:
losfair
2019-03-17 21:27:19 +08:00
parent 08f4526b45
commit fcfde7352a
1 changed files with 14 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
lib/dynasm-backend/src/codegen_x64.rs
View File

@ -4284,17 +4284,19 @@ impl FunctionCodeGenerator for X64FunctionCode {
*/ */
dynasm!( dynasm!(
assembler assembler
; mov r13d, 1593835520u32 as i32 //float 9.22337203E+18 ; movq xmm5, r15
; movd xmm1, r13d ; mov r15d, 1593835520u32 as i32 //float 9.22337203E+18
; movd xmm1, r15d
; movd xmm2, Rd(reg as u8) ; movd xmm2, Rd(reg as u8)
; movd xmm3, Rd(reg as u8) ; movd xmm3, Rd(reg as u8)
; subss xmm2, xmm1 ; subss xmm2, xmm1
; cvttss2si Rq(reg as u8), xmm2 ; cvttss2si Rq(reg as u8), xmm2
; mov r13, QWORD 0x8000000000000000u64 as i64 ; mov r15, QWORD 0x8000000000000000u64 as i64
; xor r13, Rq(reg as u8) ; xor r15, Rq(reg as u8)
; cvttss2si Rq(reg as u8), xmm3 ; cvttss2si Rq(reg as u8), xmm3
; ucomiss xmm3, xmm1 ; ucomiss xmm3, xmm1
; cmovae Rq(reg as u8), r13 ; cmovae Rq(reg as u8), r15
; movq r15, xmm5
); );
}, },
WpType::F32, WpType::F32,
@ -4741,17 +4743,19 @@ impl FunctionCodeGenerator for X64FunctionCode {
dynasm!( dynasm!(
assembler assembler
; mov r13, QWORD 4890909195324358656u64 as i64 //double 9.2233720368547758E+18 ; movq xmm5, r15
; movq xmm1, r13 ; mov r15, QWORD 4890909195324358656u64 as i64 //double 9.2233720368547758E+18
; movq xmm1, r15
; movq xmm2, Rq(reg as u8) ; movq xmm2, Rq(reg as u8)
; movq xmm3, Rq(reg as u8) ; movq xmm3, Rq(reg as u8)
; subsd xmm2, xmm1 ; subsd xmm2, xmm1
; cvttsd2si Rq(reg as u8), xmm2 ; cvttsd2si Rq(reg as u8), xmm2
; mov r13, QWORD 0x8000000000000000u64 as i64 ; mov r15, QWORD 0x8000000000000000u64 as i64
; xor r13, Rq(reg as u8) ; xor r15, Rq(reg as u8)
; cvttsd2si Rq(reg as u8), xmm3 ; cvttsd2si Rq(reg as u8), xmm3
; ucomisd xmm3, xmm1 ; ucomisd xmm3, xmm1
; cmovae Rq(reg as u8), r13 ; cmovae Rq(reg as u8), r15
; movq r15, xmm5
); );
}, },
WpType::F64, WpType::F64,