fluencelabs/musl
1
0
Fork 0
mirror of https://github.com/fluencelabs/musl synced 2025-04-24 23:02:14 +00:00
Code Issues Projects Releases Wiki Activity

fix invalid instruction mnemonics in powerpc fenv asm

Browse Source 
there is no non-dot version of the andis instruction, but there's no
harm in updating the flags anyway, so just use the dot version.
This commit is contained in:
Rich Felker 2013-08-27 18:54:46 -04:00
parent a543369e3b
commit ebc87349fe
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/fenv/powerpc/fenv.s
View File

@ -1,7 +1,7 @@
.global feclearexcept .global feclearexcept
.type feclearexcept,@function .type feclearexcept,@function
feclearexcept: feclearexcept:
andis 3,3,0x3e00 andis. 3,3,0x3e00
# if (r3 & FE_INVALID) r3 |= all_invalid_flags # if (r3 & FE_INVALID) r3 |= all_invalid_flags
andis. 0,3,0x2000 andis. 0,3,0x2000
stwu 1,-16(1) stwu 1,-16(1)
@ -29,7 +29,7 @@ feclearexcept:
.global feraiseexcept .global feraiseexcept
.type feraiseexcept,@function .type feraiseexcept,@function
feraiseexcept: feraiseexcept:
andis 3,3,0x3e00 andis. 3,3,0x3e00
# if (r3 & FE_INVALID) r3 |= software_invalid_flag # if (r3 & FE_INVALID) r3 |= software_invalid_flag
andis. 0,3,0x2000 andis. 0,3,0x2000
stwu 1,-16(1) stwu 1,-16(1)
@ -53,7 +53,7 @@ feraiseexcept:
.global fetestexcept .global fetestexcept
.type fetestexcept,@function .type fetestexcept,@function
fetestexcept: fetestexcept:
andis 3,3,0x3e00 andis. 3,3,0x3e00
# return r3 & fpscr # return r3 & fpscr
stwu 1,-16(1) stwu 1,-16(1)
mffs 0 mffs 0