fluencelabs/musl
1
0
Fork 0
mirror of https://github.com/fluencelabs/musl synced 2025-06-29 22:51:55 +00:00
Code Issues Projects Releases Wiki Activity

add or1k (OpenRISC 1000) architecture port

Browse Source 
With the exception of a fenv implementation, the port is fully featured.
The port has been tested in or1ksim, the golden reference functional
simulator for OpenRISC 1000.
It passes all libc-test tests (except the math tests that
requires a fenv implementation).

The port assumes an or1k implementation that has support for
atomic instructions (l.lwa/l.swa).

Although it passes all the libc-test tests, the port is still
in an experimental state, and has yet experienced very little
'real-world' use.
This commit is contained in:
Stefan Kristiansson
2014-07-17 22:09:10 +03:00
committed by Rich Felker
parent 7bece9c209
commit 200d15479c
46 changed files with 1982 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
arch/or1k/bits/socket.h Normal file
View File

@ -0,0 +1,15 @@
struct msghdr {
void *msg_name;
socklen_t msg_namelen;
struct iovec *msg_iov;
int msg_iovlen;
void *msg_control;
socklen_t msg_controllen;
int msg_flags;
};
struct cmsghdr {
socklen_t cmsg_len;
int cmsg_level;
int cmsg_type;
};