mirror of
https://github.com/fluencelabs/assemblyscript
synced 2025-04-25 07:02:13 +00:00
550 lines
8.3 KiB
Plaintext
550 lines
8.3 KiB
Plaintext
(module
|
|
(type $FUNCSIG$v (func))
|
|
(memory $0 (shared 1 1))
|
|
(table $0 1 funcref)
|
|
(elem (i32.const 0) $null)
|
|
(global $~lib/ASC_FEATURE_THREADS i32 (i32.const 0))
|
|
(global $~lib/memory/HEAP_BASE i32 (i32.const 8))
|
|
(export "memory" (memory $0))
|
|
(export "table" (table $0))
|
|
(start $start)
|
|
(func $threads/testAtomic (; 0 ;) (type $FUNCSIG$v)
|
|
i32.const 0
|
|
i32.atomic.load8_u
|
|
drop
|
|
i32.const 0
|
|
i32.atomic.load16_u
|
|
drop
|
|
i32.const 0
|
|
i32.atomic.load
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load8_u
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load16_u
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load32_u
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load offset=8
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.store8
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.store16
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.store
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store8
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store16
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store32
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store offset=8
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.add_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.add_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.add
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.add_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.add_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.add_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.add
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.add offset=8
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.sub_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.sub_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.sub
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.sub_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.sub_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.sub_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.sub
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.sub offset=8
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.and_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.and_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.and
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.and_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.and_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.and_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.and
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.and offset=8
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.or_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.or_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.or
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.or_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.or_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.or_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.or
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.or offset=8
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.xor_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.xor_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.xor
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.xor_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.xor_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.xor_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.xor
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.xor offset=8
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.xchg
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.xchg
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.xchg offset=8
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.const 2
|
|
i32.atomic.rmw8.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.const 2
|
|
i32.atomic.rmw16.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.const 2
|
|
i32.atomic.rmw.cmpxchg
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw8.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw16.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw32.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw.cmpxchg
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw.cmpxchg offset=8
|
|
drop
|
|
)
|
|
(func $threads/testAtomicAsm (; 1 ;) (type $FUNCSIG$v)
|
|
i32.const 0
|
|
i32.atomic.load8_u
|
|
drop
|
|
i32.const 0
|
|
i32.atomic.load16_u
|
|
drop
|
|
i32.const 0
|
|
i32.atomic.load
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load8_u
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load16_u
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load32_u
|
|
drop
|
|
i32.const 0
|
|
i64.atomic.load
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.store8
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.store16
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.store
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store8
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store16
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store32
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.store
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.add_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.add_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.add
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.add_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.add_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.add_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.add
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.sub_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.sub_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.sub
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.sub_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.sub_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.sub_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.sub
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.and_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.and_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.and
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.and_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.and_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.and_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.and
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.or_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.or_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.or
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.or_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.or_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.or_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.or
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.xor_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.xor_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.xor
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.xor_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.xor_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.xor_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.xor
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw8.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw16.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.atomic.rmw.xchg
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw8.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw16.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw32.xchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.atomic.rmw.xchg
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.const 2
|
|
i32.atomic.rmw8.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.const 2
|
|
i32.atomic.rmw16.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i32.const 1
|
|
i32.const 2
|
|
i32.atomic.rmw.cmpxchg
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw8.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw16.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw32.cmpxchg_u
|
|
drop
|
|
i32.const 0
|
|
i64.const 1
|
|
i64.const 2
|
|
i64.atomic.rmw.cmpxchg
|
|
drop
|
|
)
|
|
(func $start:threads (; 2 ;) (type $FUNCSIG$v)
|
|
call $threads/testAtomic
|
|
call $threads/testAtomicAsm
|
|
)
|
|
(func $start (; 3 ;) (type $FUNCSIG$v)
|
|
call $start:threads
|
|
)
|
|
(func $null (; 4 ;) (type $FUNCSIG$v)
|
|
)
|
|
)
|